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In mobile communication network, the mobile device integrated with TV player is a novel technology that provides TV program
services to end users. As TV program is a real-time video service, it has greater technical diﬃculties to overcome than a traditional
video file download or online streaming, especially when TV programs are played on handheld devices. A challenge is how to save
power in order to provide users with longer TV program services. To address this issue, this study proposes a mobile TV system on
a heterogeneous multicore platform, which utilizes a Digital Video Broadcasting-Handheld (DVB-H) wireless network to receive
the TV program signal, thus, saving power according to the features of DVB-H TV signal and heterogeneous multi-core.
1. Introduction
Along with the progressive digital TV broadcasting technol-
ogy, TV viewing is no longer restricted by time or space; the
new trend is to watch digital TV programs through wireless
mobile devices. At present, watching TV on a mobile phone
device can be performed in two ways. Service providers
can transmit TV program data to mobile phone users by
3G network, or a base station can transmit TV programs
through a Digital Video Broadcasting network [1–3]. The
main diﬀerence between 3G and DVB network is that 3G
network transmits data through on demandwireless network
communication, hence, there will be transmission rates and
bandwidth limits if too many users access this network at
the same time. As to DVB-H, it transmits TV programs
through the broadcasting transmission of TV base station;
hence, there will be no transmission network congestion.
Three issues have been studied regarding the mobile TV
system: (1) TV signal transmission technology and how
to enhance TV signal fault-tolerance or increase signal
transport eﬃciency in order to improve display quality of
TV programs; (2) mobile TV application developments and
provision of personal context aware services, recommending
suitable TV programs according to user habits and prefer-
ences of watching TV; (3) how to enhance display quality,
provide smooth TV programming if delays occur, and reduce
power consumption in mobile TV players [4–7]. Concerning
power-saving issues, two parts are discussed: (1) components
of receiving TV signals, how to design receiver startup
schedule while receiving a TV program signal to save receiver
power; (2) design a power-saving play mechanism according
to TV program signal features, after received TV signal is
converted to digital data by the demodulator (Figure 1) [8–
11]. Therefore, this study proposes a power-aware DVB-H
mobile TV system on a heterogeneous multicore platform.
This system is implemented in two major parts: a front-end
buﬀer control mechanism and a parallel DVB-H TV signal
decoding model.
When receiving a DVB-H TV program signal from a
base station, signal is demodulated to generate video and
audio data. As video bit rate, quality, and resolution are
directly related to content complexity, running too many
buﬀers will consume power, while too few buﬀers will cause
the program to fail to be played successfully. Hence, this





























Figure 1: DVB-H Mobile TV Workflow.
paper proposes a front-end buﬀer control mechanism to
configure appropriate buﬀers according to the TV program
video features, in order to utilize buﬀers and save power.
The parallel DVB-H TV signal decoding model uses
a data partition processing method to run parallel DSP
decoding of DVB-H videos on a heterogeneous multicore
platform. It also schedules videos according to the DVB-H
video features, in order to reduce data dependency among
the frames on a multicore platform.
The remainder of this paper is organized as follows.
Section 2 introduces DVB-H specification and the parallel
decoding technique; Section 3 presents the overall architec-
ture of the DVB-H mobile TV system, the front-end buﬀer
control mechanism, and the processes and methodology of
the parallel DVB-H TV signal decoding model; Section 4
discusses implementation and result, and Section 5 gives
conclusions.
2. Related Work
2.1. Digital Video Broadcasting-Handheld. Digital Video
Broadcasting-Handheld (DVB-H) is based on Digital Video
Broadcasting-Terrestrial (DVB-T) specification and pro-
vides a solution to lower receiver power consumption and
improves mobile receiving performance [12–18]. Figure 2
shows the outline of the DVB-H/T system specifications
for common TV broadcasting programs using the DVB-
T signal transfer mode. Senders can use an A/D converter
to convert the analog video and audio signals to a digital
signal, respectively, and use a Moving Picture Experts Group
2 (MPEG-2) codec technique to convert TV program data
into MPEG-2 format. DVB-H service data are compressed
and encapsulated into an IP packet then encapsulated into
the transmission stream through a Multiprotocol Encap-
sulation (MPE) mechanism. Meanwhile, the time slicing
data stream is added. Along with other DVB-T TV services,
the multiplexer multiplexes it into a larger transmission
stream (or multiple program transmission stream) before
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Figure 2: DVB-H/T System Archietcture.
if a client wants to receive certain services, the receiver
front-end circuit must run continuously in order to obtain
the complete transmission stream. Then, the demultiplexer
extracts the video, audio, and data information streams of
the selected programs and delivers this information to the
video decoder, audio decoder, and other applications for pro-
cessing. The sender Multi-Protocol Encapsulation-Forward
Error Correction (MPE-FEC) and time slicing mechanisms
are collectively called the DVB-H IP-Encapsulator, while the
receiver reverse recovery portion is called the DVB-H IP-
Decapsulator. The overall DVB-H container format is shown
in Figure 3. The IP data container format for each layer
of DVB-H is shown in Figure 3, as an IP packet in the
MPE section and redundant data in the FEC section. After
Section format encapsulation, the MPE and FEC sections
are connected end to end according to the encapsulating
sequence to form a section data string. Then, it begins to
slice the first and all of the other 184 bytes of each section
data string. A 4-byte transmission stream header is added to
the front of the 184-byte data length in order to complete a
transmission stream encapsulation or MPEG2 transmission
stream packet. Its data length is 188 bytes, with two major
parts. The first is a data front-end header that occupies a 4-
byte length with the available information, including a Sync.
Byte = 47 hex for synchronizing the emitter and receiver,
error indications, and stream packet recognition. The second
part is the data transfer payload, which length is 184 bytes. In
Figure 3, above the IP packet is the User Datagram Protocol
(UDP) and the Real-time Transport Protocol (RTP). The top
layer is compressed video data, where IP and UDP packets
add their packet headers. The RTP packet is encapsulated and
used to bear the H.264 images and AAC compressed voice, as
RFC3984 specification.
2.2. Parallel Decoding. One ideal parallel process could
double the system processing eﬃciency; however, when
coding/decoding a picture, there exists a data dependency
problem [19–25]. As the video image format contained in the
DVB-H TV signal is an H.264 baseline format, this section













Figure 3: DVB-H Protocol.








Figure 4: Sequence/Parallel Video Decode.
introduces the H.264 image feature. In H.264 decoding,
pictures are divided into I frame, P frame, and B frame,
where P frame is decoded according to the I frame picture
data, and the B frame refers to the picture data of the I frame
and the P frame. Unless there is good parallel processing, data
collision will occur, as shown in Figure 4. When decoding
two interdependent pictures, even when both pictures are
simultaneously processed, the other picture must wait for a
decoded reference before decoding. Therefore, how to utilize
parallel processing to shorten the operation waiting time is
the focus of many studies. Parallel decoding is divided into
two orientations, a function partition, and a data partition,
detailed as follows.
2.2.1. Function Partition. The H.264 decoding process can











Figure 5: Functional Partition Decode Workflow.
quantization and inverse transform (IQ/IT), intra- or inter-
prediction (PPC), and deblocking filter (DF). As shown in
Figure 5, the function partition divides the entire H.264
decoding process into independent tasks. The main purpose
is to use a balanced processing concept to configure the tasks
required by each processor so that each processor can share
the load, and processing can be accelerated. The advantage of
this mechanism is that it can easily and extensively eliminate
data dependency, while its disadvantage is that its task
division is subject to a number of processors.
2.2.2. Data Partition. Data partitioning divides decoding
data into partitions, which are computed by diﬀerent pro-
cessors. Each processor performs the same data operations,
but process diﬀerent data units. Previous literatures have
studied how to divide data while avoiding data dependency;
the partition includes groups of picture (GOP) levels, frame
levels, slice levels, and macroblock levels. Their features are
detailed below.
GOP level [21, 22]: it divides the video segments in
GOP, allocates each GOP to each processor to decode, as
each section of the GOP can independently run decoding.
Decoding in this manner can increase processing quantities
at linear speed [23]; however, applying this technique
requires large memory space to save the decoded GOP
fragments.
Frame level: this parallel decoding method allocates each
single picture to a respective processor to operate, where
preanalysis sorting operations or a tournament algorithm is
adopted in order to process picture allocation. Primarily, two
pictures without data dependency are found and simultane-
ously operated. Flierl and Girod [24] proposed a B Frame
parallel decoding method, which is suitable for traditional
coding methods, and because the B frame is not referred to
by other picture, no data dependency will occur. B frame
is analyzed first and allocated to diﬀerent processors for
decoding. However, regarding H.264 coding, B frame can be
a reference for other pictures, therefore, is not suitable here.
Slice level [25, 26]: in H.264, the Slice is the smallest
independent decoding unit, meaning that a single Slice can
independently run decoding. Therefore, similar to GOP
level partitioning, various Slices are allocated to various
processors for decoding. As compared with the GOP Level,
this parallel method is more favorable to memory utilization
without extra analysis sorting. However, its main disadvan-
tage is that, slice divisions can range from a macroblock to
one entire frame, where memory use, scalability, and balance














Figure 6: Macroblock Decoding References.
remain unsatisfied. Roitzsch [27] proposed a Slice-Balancing
algorithm, which can improve its scalability; however, it is for
the coder end and cannot be applied in the decoder end.
Macroblock level: a frame consists of many picture
macroblocks, and each macroblock is allocated to a variable
processor to operate. This scheme has the best scalability
and balance; however, it requires the most directions for
solutions, such as data dependency. As shown in Figure 6, in
H.264 decoding, each macroblock must refer to its neighbor-
ing macroblock to operate. The main concept of macroblock
level parallel decoding is to locate two macroblocks, which
are without data dependency in order to speed the rate
decode of decoding. Van der Tol et al. [28] proposed
an echelon sorting process to solve the data dependency
problem. Although this sorting method can improve the
speed of decoding, it is subject to a number of processors.
In cases of high resolution pictures, this algorithm requires
complex operations and several processors. Chong et al. [29]
proposed scheduling with parse, render, and filter, locating
the dependency relation of each macroblock prior to sorting.
Azevedo et al. [30] proposed a 3-D-Wavemethod to integrate
frame and macroblock levels in order to locate decodable
macroblocks across all frames, which solves scalability and
data dependency. However, the algorithm applied in a super
multicore algorithm remains diﬃcult to implement.
Although many papers have addressed the parallel
decoding problem, few studies have focused on the power
consumption for DVB-H TV program. To this question, this
paper presents a novel architecture to obtain a front-end
buﬀer control mechanism and a parallel decoding model to
increase the speed of decoding TV program and reduce the
power consumption according to picture complexity.
3. System Architecture
Figure 7 shows the system architecture proposed in this
study. After accessing the system, DVB-H streaming data
are saved to an external memory; the main processor unit
(MPU) initializes and starts the digital signal processor
(DSP), and then, the streaming data is moved to the
internal memory of DSP to decode. The system waits
for completely compressed data before entropy decoding
(ED), and the H.264 baseline profile is similar to common
compression specifications, as per context-adaptive variable-
















Figure 7: System Architecture.
transform (IQ/IT) are done on compressed pictures, then
intraprediction or interprediction is made according to the
video format. Finally, a deblocking Filter (DF) is carried
out on the imaged pictures to eliminate boundary eﬀects
and improve image quality. After decoding, if the picture is
referred to, then it is saved to internal memory. Otherwise,
the direct memory access unit (DMA) will move the data
to an external memory, and the MPU will transfer the
picture data to a frame buﬀer for displaying. As to H.264
specifications, it adopts the concept of a network abstraction
layer (NAL) to adapt to a progressive streaming application.
The NAL Unit is the streaming unit, which includes a header
and the contents of compressed video data or decoded
auxiliary information (e.g., resolution, display time, and
video information). The MPU locates the compressed video
data and decodes it according to the auxiliary information.
The streaming data are parallel sorted. Dynamic voltage
and frequency scaling (DVFS) system decoding prediction
is performed according to sorted video dependency and
video formats [31–33]. In most cases, the DSP system
codes/decodes videos through a heterogeneous multicore
platform. Therefore, this paper focuses on parallel decoding
of a single MPU, coupled with a multi-DSP-core platform.
The MPU controls parallel planning, DVFS prediction, and
settings of system. With the front-end processing design,
parallel processing of the DVFS system can be performed
without changing the DSP decoding process. The results of
the multicore platform could also be applied to a parallel
decoding design on another platform.
3.1. Front-End Buﬀer Control Mechanism
3.1.1. Group of Picture Unit of DVB-H Video Content. DVB-
H TV programming is composed of H.264 formatted images,
and eachH.264 stream consists of numerous group of picture
(GOP). Each GOP consists of I-frames, B-frames, and P-
frames, where I-frame is used for DCT-based compressed
digital video frame, and B-frame and P-frame are used
as backup frames to enhance compression ratio. Due to
picture interdependency, which comes from the motion
vectors of the I, P, and B frames in GOP and compensation
coding, when the DVB-H TV signal accesses a system to
decode, parallel decoding of DVB-H TV signal is performed
according to GOP features. Since H.264 GOP size is subjected
to the complexity of a picture in its content, this study








































Figure 9: GOP Divide Workflow.
regulates the size of the front-end buﬀer according to the
information provided by each GOP header in order to save
power. First, an entire DVB-H bitstream is received from a
receiver, then the entire bitstream is analyzed according to its
streaming manner, and 00 00 00 01 is the start code of the
NAL unit, and then moves to next byte and determines the
NAL unit type. If the NAL unit type is SPS, PPS, or SEI, it
collects the sequence, start position, data size, instantaneous
decoder refresh (IDR) sequence, percentage of IDR sequence
over entire coded video sequence, and the start position. The
entire process is called reference parse, as shown in Figure 8.
According to the parse result, the size of each GOP and
its number of frames contained can be known. Then, the
IDR feature is used to select the proper number of intrakey
pictures, and each intrakey picture is converted into an IDR
picture, as required. This study adds IDR pictures for original
reference and changes its slice header syntax element, in case
of decompression failure or incomplete state as each GOP
unit changes its tunable combination (Figure 9).
3.1.2. Front-End Buﬀer Configuration. One ideal parallel pro-
cessing can increase the speed of system processing; however,
data dependency often occurs when coding/decoding mul-
timedia data. This study designs a simple parallel decoding
architecture that could solve data dependency, as shown in
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Figure 10: Parallel Decoding Architecture.
store stream data and then waits for the next independent
picture before decoding together. A buﬀer must be set for
GOP to be decoded, and the buﬀer size is also a focus of
smooth TV programming, as excessive buﬀers may occupy
too much system memory, and insuﬃcient buﬀers may have
too few fragments leading to image delay.
However, in a prolonged dependent video format, this
may cause latency and buﬀer size problems. It is because
prolonged latency is unacceptable to the streaming process,
and buﬀer size is subject to hardware size, which influences
power consumption. Thus, this study designs a dynamic
allocation mechanism and defines a front-end buﬀer (FEB),
which is used to store streaming data for parallel processing.
Since FEB is not overflowed, independent parallel decoding
is adopted when the system locates the next independent pic-
ture. However, when streaming data overflows FEB and no
independent picture appears, dependent parallel decoding
is used to meet data streaming features, and the frame and
macroblock level for the integrated parallel decoding concept
are applied to synchronize decoding. This decoding method
is performed by the transfer of a synchronous signal.
The steps for choosing FEB to satisfy a streaming system
are defined as follows: Suppose that Tacp denotes a time
coeﬃcient acceptable to the end user, then, the time spent
on the entire computing process is
T = FEB
S
+ Tproc +D, (1)
where, Tproc denotes the DVB-H data streaming speed, andD
denotes the FEB derived latency. To comply with a streaming




+ Tproc +D > T , (2)
FEBacp =
(




As the system is a frame-based case, suppose that Tproc
denotes the processing time required for a picture, hence,
FEBacp is the preset size.
6 EURASIP Journal on Wireless Communications and Networking
DSP coreDSP core
































Figure 11: Data Parallel Architecture.
3.2. Parallel DVB-H TV Signal Decoding Model. As to a mul-
timedia decoding system, the two most important methods
for reducing energy consumption are (1) elimination of time
slack, (2) prediction of processing quantity required for the
next picture and preseting the voltage/frequency. To achieve
these two objectives, this study uses a simple, yet practical,
concept of using front end and back end buﬀers to construct
the entire DVFS architecture, realize the parallel mechanism,
and eliminate the time slack. The constant decoding time
of each picture is defined as a deadline. However, rather
than changing a deadline schedule, a power approximation
method is used to predict system voltage and frequency and
corrects the system voltage and frequency according to the
weight of each task in the decoding program.
The power consumed by a processor during the CMOS
manufacturing process is defined as
P = Ceﬀ ∗Vdd2 ∗ f , (4)
where, Ceﬀ denotes an eﬀective switch capacitance, Vdd
denotes working voltage, and F denotes working frequency,
and the frequency versus voltage relation can be expressed by
the following:




where, K is a constant, Vt denotes the threshold voltage, and
a = 1.2 ∼ 2 denotes the electron coeﬃcient [25]. The time
spent in executing a task is called the workload and is defined




where, C is the number of cycles required for this task during







according to the energy formula
E = P ∗ TProc. (8)
The architecture of data parallel implementation is shown in
Figure 11. In this architecture, MPU analyzes the complexity
of TV bit streams firstly, sets voltage and frequency for
each TV bit stream according to the materials of DVFS
Table, and then transfers TV bit streams to DSP core
for decoding. After decoding TV bit streams, the decoded
data is delivered to Reference Frame Buﬀer for playing
TV programs. We can reduce the power consumption
via DVFS adjustments. Diﬀerent from a program-oriented
parallel architecture, which evenly allocates one identical
picture to various DSPs to decode, the data-oriented parallel
architecture sends a picture to diﬀerent DSP for separate
decoding. Therefore, when a primary data stream arrives,
the MPU analyzes its information, sorts, reallocates the
pictures, then sends it to the DSP for decoding. The DVFS
mechanism adopts a frame-based direct mechanism in order
to dynamically tune the DSP voltage and frequency, as
per the ratio of picture data size/decoding seconds. The
diﬀerence is dynamic tuning performed during the workload
period. The tuning equations are expressed by (7) and
(8). Data-oriented parallel processing has another problem,
when simultaneously decoded pictures are dependent, and
then there is data synchronization problem. This study
adopts a picture coordinate synchronizing method, where
a macroblock coordinate of the picture being decoded is
EURASIP Journal on Wireless Communications and Networking 7
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Figure 12: Prediction Mechanism for DVFS.










































(Xcur,Ycur), and the coordinate of its reference picture is
((Xref,Yref), then, their relation formula is as follows:
Yref ≥ Ycur +Nmac | Yref, Ycur ≤ YMax,
Xref ≥ Xcur +Nmac | Xref, Xcur ≤ XMax,
(9)
where, XMax and YMax denote the numbers of boundaries
of the divided picture, and Nsub denotes the number of
macroblock referenced by the macroblock.
3.2.1. Prediction of System Cycle Number C. In this paper, an
oﬄine come online mechanism is adopted in order to lower
the prediction error rate. The method is shown in Figure 12.
DVFS is divided into two parts in order to implement
the entire design architecture, and the oﬄine mechanism
is implemented on the MPU. On the DSP, the online
mechanism is realized through the dynamic tuning of voltage
and frequency the decoding process. Prior to a system
decoding process, the DVFS Model determines the initial
voltage and frequency, set according to the picture format,
previously decoded picture size, and decoding time. In the
decoding process, the DSP end decides the dynamic tuning
of voltage and frequency, set according to time spent and the
dependency data of each function in the decoding process.
Without knowing the exact cycles consumed by the next
decoding picture, this study first predicts through oﬄine
statistics and builds a database in the MPU part, which
records time, type, voltage, and frequency required for
analyzing a video. Based on the analysis data of the previous
picture of the same type, this study defines two formats: (1)
the averaged cycles, Cavg; (2) the cycles of a reference picture,






The predicted cycles vary with the type of picture in
the variable format. In a more static neighboring video,
prediction by the previous format would be better. In
a dynamic video, the average prediction would be more
accurate. Therefore, diﬀerent prediction eﬀects are designed
for each picture format. As shown in (11), as I frame is an
8 EURASIP Journal on Wireless Communications and Networking
























Figure 14: Power Cumsuntion.
independent picture without a reference picture, the average
prediction mode is adopted. In B frame, the picture refers
to both a previous and a next picture, thus, the cycles of
the B frame are estimated from the average of the reference
pictures. As to P frame, the average forecast or reference




Cavg, for I frame
Cavg, for P frame && α  15%




, for B frame.
(11)
4. Experiment and Result
The experimental environment is shown in Figure 13. This
study uses Fluke 8846A to measure the power consumed
by each DSP during decoding and displays the data on a
computer through FlukeView software. First, for dynamic
or static variable resolution TV program in Table 1, the
common DVB-H TV signal decoding and parallel DVB-
H TV signal decoding methods are used to measure the
consumed power. The results are shown in Figure 14, where
0






















Figure 15: Deadline Miss.
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Figure 16: Error Rate.
39% of the total power loss is saved. This parallel DVFS
architecture shows that a Data parallel architecture can
perform better for power control of a dynamic picture. After
decoding, this study lists the decoding seconds, data size, and
error occurrence of each picture, and calculates its error rate






errmiss = NummissNumframe ∗ 100%, (13)
where,Test denotes the estimated decoding time,Tdec denotes
the actual decoding time, Numframe denotes the number
of pictures, and Nummiss denotes the number of pictures
with missed deadlines. The statistical results are shown as
Figures 14 and 15. When decoding a dynamic or high
resolution picture, the use of the data parallel architecture
has a high error rate, presumably because the data parallel
EURASIP Journal on Wireless Communications and Networking 9
architecture does not forecast at regular periods. Upon a
missed deadline, continuous deadline misses will occur due
to data dependency.
5. Conclusions
This study proposed a power-aware DVB-H mobile TV
system on a heterogeneous multicore platform and estab-
lished a front-end buﬀer control mechanism and a parallel
DVB-H TV signal decoding model. Applying a parallel
architecture could increase the speed for the decoding of a
DVB-H TV program. Dependent on picture complexity, the
DVFS system can be used for dynamic tuning of the system
voltage and frequency to lower power consumption. The
experimental results confirmed that applying a DVFS system
could save as much as 39% power, which could increase the
service time of some mobile TV devices. If coupled with a
receiving scheduler mechanism at the Receiver, even more
energy could be saved. When decoding dynamic or high
resolution pictures, a high error rate is occurred in the data
parallel architecture, since the data parallel architecture is
not forecasted at regular periods probably. Upon a missed
deadline, continuous deadline misses will occur due to data
dependency. Those issues are interesting challenges in the
parallel video decoding architecture.
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